College of Electronics and Apparatus Design
Educational&Research&Development Center of the 
College of Electronics and Apparatus Design (ERDC CE&AD)
VLSI and Microsystems Design 

VLSI Logic Elements
Mask-Programmable Gate Array VLSI Design
ASIC Design
ASIC and Microsystems Design
CAD MicroTop for ASIC

 VLSI Logic Elements

VLSI Logic Elements. CMOS Elements
VLSI Logic Elements. 3D-CMOS Elements
VLSI Logic Elements. CMOS and NMOS Elements for MPGA 

 
VLSI Logic Elements. GaAs Elements

Element GaAs
 
Mask-Programmable Gate Array VLSI Design
LSI of the Bus Controller on the base of MPGA 5503ХМ2
Logic Simulation  using CAD «Kovcheg» (MIEE)
LSI of the Bus Controller. 
Designed by ESEC CEAD. Manufactured by MIEE
ASIC Design.
Layout Editor L-Edit (CAD Tanner Design Pro)
ASIC and Microsystems Design
ASIC simulation
(T-Spice Tool).
CAD MicroTop for ASIC
User’s interface
 VLSI blocks automatic layout syntheses

 
Адрес: Россия, 347928, Таганрог, Некрасовский пр., 44, ГСП-17A
Тел.: (86344) 61767 

E-mail: fep@tsure.ru

Краткая справка Кафедры ФЭП Конференции Новости
Учебная работа Деканат Научная работа Абитуриентам